



SHAPING THE NEXT GENERATION OF ELECTRONICS

**JUNE 23-27, 2024**

MOSCONE WEST CENTER  
SAN FRANCISCO, CA, USA



# Automated Topology based Pin Access Checker for Correct by Construction Standard Cells Design

STMicroelectronics

Sharmistha Sinha

Frederic Avellaneda

Anuradha Ray

Anand Mishra

Cadence

Hitesh Marwah

Arvind Kumar

Neha Agrawal

Akshita Bansal

Vishesh Kumar






# Motivation

- Pin accessibility is crucial to ensure routability at SoC implementation
  - Due to pin accessibility issues caught late in SoC implementation cycle, tape out can be delayed impacting time to market
- To capture pin accessibility issues beforehand, standard cells can be placed and routed in SoC like conditions
- Atleast 200-500 cells in each standard cells library
  - Not possible to validate each cell's pin accessibility manually
  - Cells in SoC come from various standard cells libraries, need to validate them with respect to each other
- Standard Cells could be surrounded by a set of cells which could mimic SoC like placement


A Typical Std Cell

Input Pins : A, B, C  
Output Pin : Z  
Supply : VDD  
Ground : GND




Left-Right Topology

Same cell placed 6 times with R0, MY orientation




Top-Bottom Topology

Places cell with R0, R180, MX orientation



Example std-cell




Single Cell Topology


Same Instance pins connected with each other

Multi Cell Topology

Novel Connectivity Computation based on number of input and output pins



# Flow Overview



# Template Topology

- Typical standard cells could consist varying width, fillers are required to ensure placement topology has continuous rail and no empty spaces are left
- The number of filler cells and repetition of DuT (vertically or horizontally) is automatically calculated by tool to mimic SoC like placement
- The flow is iterated over the complete library where each cell is replaced for DuT


Template Cell	Template Cell	Template Cell
Template Cell	DuT_N	Template Cell
Template Cell	Template Cell	Template Cell

Std_Cell_N_1	Std_Cell_N_2	Std_Cell_N_3
Std_Cell_N_4	Filler1x	Std_Cell_N_5
Filler1x	Filler1x	
Filler 1x	Std_Cell_N_1	Std_Cell_N_7
Std_Cell_N_6	Std_Cell_N_1	
Std_Cell_N_8	Std_Cell_N_9	Std_Cell_N_10


Custom Topology with Surrounding Cells and Fillers

DuT_N	DuT_N	DuT_N
DuT_N	DuT_N	DuT_N
DuT_N	DuT_N	DuT_N

# Results



- Tool follows user defined matrix, with surrounding cells and iteration of DuT in selected cell
- In cases when DUT and surrounding cell is of different height, generated topology is automatically adjusted (cells added/deleted) to cater supply rails uniform
- To ensure that placement is uniform and rails are continuous, filler cells (FILLERCELL1) are inserted as and where required




```

##### Pin Accessibility Checker Report #####
#####
topologiesViews:Custom_Topology_SDFPQX10:layout_60_M3      Total Violations: 0 Violations      topologiesViews:Custom_Topology_SDFPQX10:layout
VFP-40032: Pin Accessibility Checker will consider net(s) 'gnd, vdd, net_inst_16_P_12, net_inst_15_P_12, net_inst_12_P_12, net_inst_11_P_12, net_
net_inst_6_P_12, net_inst_5_P_12, net_inst_4_P_12, net_inst_1_P_12, net_inst_0_P_12' as critical nets.

***** Critical Nets Via Statistics for cell Custom_Topology_SDFPQX10:layout_60_M3_routed *****
Net net_inst_10_P_12 : [inst_8 : D,CP]
Layers      Single-Cuts      Double-Cuts
#-----
M1-M2      0      1
M2-M3      0      3
#-----
Net net_inst_8_P_21 : [inst_8 : Q]
Layers      Single-Cuts      Double-Cuts
#-----
M1-M2      0      3
M2-M3      0      4
#-----
Net net_inst_7_P_21 : [inst_8 : TI,TE] [inst_7 : Q]
Layers      Single-Cuts      Double-Cuts
#-----
M1-M2      0      1
M2-M3      1      2
#-----
Net net_inst_6_P_12 : [inst_7 : D,CP]
Layers      Single-Cuts      Double-Cuts
#-----
M1-M2      0      1
M2-M3      0      3
#-----
Net net_inst_5_P_12 : [inst_7 : TI,TE]
Layers      Single-Cuts      Double-Cuts
#-----
M1-M2      0      1
M2-M3      0      4
#-----

***** Length of Metals in non-preferred direction for cell Custom_Topology_SDFPQX10:layout_60_M3_routed *****
Layer: M1 Preferred direction: vertical, Non Preferred direction: horizontal Non preferred wire length: 0.83
Layer: M2 Preferred direction: horizontal, Non Preferred direction: vertical Non preferred wire length: 2.4
Layer: M3 Preferred direction: vertical, Non Preferred direction: horizontal Non preferred wire length: 10.494
    
```

# Summary



## Gains over Conventional Methodology

Category	Conventional	Proposed
Combinations	all possible combinations might be missed	user can change the set of environment cells for a DUTs depending upon the congestion
Analysis Stage	cells are analyzed at the end of library development flow	can be run on a set of cells even during library development stage
Topologies	No topologies created	DUT with itself topology User selected cells with DUT topology
Power Rail	Power rail width modification not possible	Power rail width can be modified as per customer request, to mimic SOC behavior for routing
Runtime	Overnight run for all technologies	For less complex technologies, the iterations completes by approx. 5 hours

